Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Unifying RISC and DSP

Posted: 29 Aug 2008 ?? ?Print Version ?Bookmark and Share

Keywords:RISC? DSP? E1-32XSR core microprocessor? application note?

The Hyperstone E1-32XSR core represents a unique microprocessor architecture: The combination of a high performance RISC processor with an additional powerful DSP instruction set and on-chip MCU functions. The high throughput is not achieved by raw clock speed, but is due to a sophisticated architecture, which combines the advantages of RISC and DSP technology. It offers a powerful set of variable length instructions. Programs for the Hyperstone E1- 32XSR require less than half the memory size of most RISC ?Ps. Most instructions execute within one clock cycle. The fast multiply unit at high clock frequency makes it one of the fastest CPUs on the market with regard to DSP functionality. For many applications, the Hyperstone E1 makes the use of additional DSP chips obsolete.

View the PDF document for more information.





Article Comments - Unifying RISC and DSP
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top