Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Design tools support new ultralow power CPLDs

Posted: 29 Aug 2008 ?? ?Print Version ?Bookmark and Share

Keywords:design tool? FPGA? CPLD?

Lattice Semiconductor has released the ispLEVER Classic ver 1.2 design tool suites that will support all its SPLD, CPLD and select FPGA families.

In particular, Lattice's design tools now provide full production support for the new ultralow power ispMACH 4000ZE CPLD family and have been found user-friendly for some innovative new silicon functions.

ispLEVER Classic 1.2 provides the newest versions of Synopsys Inc.'s Synplify synthesis and Aldec Inc.'s Active-HDL simulator EDA tools.

- Clive Maxfield
Programmable Logic DesignLine





Article Comments - Design tools support new ultralow po...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top