Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Automate formal verification for OCP

Posted: 01 Sep 2008 ?? ?Print Version ?Bookmark and Share

Keywords:formal verification? OCP VIP? IP interface?

In today's SoC development, tremendous mask costs evince the need for first-pass silicon. The steep growth of verification complexity combined with shortened time-to-market requirements necessitate the search for more efficient and automated verification practices.

The automation of formal verification (FV) is one possible solution to address this problem. Complementary to well-established pseudo-random verification techniques, FV enables the designer/verification engineer to exhaustively prove specific parts of a circuit. This article discusses the automation of FV for bus protocols like Open Core Protocol (OCP).

View the PDF document for more information.





Article Comments - Automate formal verification for OCP
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top