Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Implementing the Advanced Encryption Standard (AES) on Xtensa processors

Posted: 03 Sep 2008 ?? ?Print Version ?Bookmark and Share

Keywords:standard AES? processor Xtensa? cipher Advanced Encryption Standard? application note?

This application note examines the Advanced Encryption Standard (AES) cipher and illustrates the power of a configurable processor in accelerating encryption and decryption. Xtensa-based application-specific processors are quickly designed, simulated, and instantiated in silicon. These processors offer performance that rivals hardware solutions along with the benefits of flexibility, programmability, and ease of verification found with purely software implementations. The processor extensions proposed in this application note give the Xtensa processor a speedup of over 300x compared to a base Xtensa processor or a similar 32bit RISC engine such as ARM9, MIPS32, etc.

View the PDF document for more information.

Article Comments - Implementing the Advanced Encryption...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top