Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Interface

Clock generator eliminates input frequency selection pins

Posted: 02 Sep 2008 ?? ?Print Version ?Bookmark and Share

Keywords:clock generator? input frequency pin? reduction EMI?

Silego Technology Inc. is offering the SLG4421 low power, low jitter EMI reduction spread spectrum clock generator (SSCG) featuring FrequencyAware, a proprietary technology that automatically determines the input frequency.

The SLG4421 is a 1x multiplier SSCG with a wide frequency range of 24MHz to 200MHz and low current consumption. It reduces EMI radiation by spreading clock energy by a fixed amount.

According to Silego, the FrequencyAware technique eliminates the need for input frequency selection pins commonly found on EMI reduction clock generators. This reduces pin count and time to market since there is one less parameter to validate and document.

Applications include high-speed communication routers, switches and base stations, and in consumer applications such as HDTVs, STBs, and printers, and in computing applications such as servers, and PCs.

Pricing for the SLG4421 is available in an 8-pin SOIC for 38 cents, and an 8-pin TSSOP for 39 cents each in 100,000 quantities. Devices are now available in general sampling.

- Ismini Scouras

Article Comments - Clock generator eliminates input fre...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top