Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

CPLD timing

Posted: 05 Sep 2008 ?? ?Print Version ?Bookmark and Share

Keywords:CPLD timing constraints? FPGA timing?

In this application note we will discuss how to constrain a CPLD design and how to verify that the design has met timing. Fundamentally, CPLD timing is the same as FPGA timing; however, the CPLD timing constraints are a subset of the FPGA timing constraints.

View the PDF document for more information.

Article Comments - CPLD timing
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top