Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Developing system-level validation routines

Posted: 09 Sep 2008 ?? ?Print Version ?Bookmark and Share

Keywords:system design? system-level validation? testing of flash memory?

During the system design and validation process, designers may require stress testing of their platforms and in system testing of flash memory. Some test routines may inadvertently expose the systems flash memory components to stress far exceeding operational stress and result in incorrect analyses of system reliability. To better engineer system level test routines and to validate the flash memory subsystem, Spansion offers several guidelines in this application note.

View the PDF document for more information.

Article Comments - Developing system-level validation r...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top