Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

Trends in integrated circuits that affect ESD protection requirements

Posted: 28 Oct 2008 ?? ?Print Version ?Bookmark and Share

Keywords:IC trends? integrated circuits? ESD protection? application note?

The stunning progress in IC capability over the last 40 years is most succinctly expressed by Moore's Law; "Every 2 years the number of transistors that can be economically manufactured in an integrated circuit will double." The secret to this success has been the shrinking of IC sizes in all three dimensions. To maintain circuit reliability with the smaller dimensions the operating voltage of integrated circuits has been steadily declining. This trend will continue in the future, as documented in the International Technology Roadmap for Semiconductors. As the working voltage for integrated circuits decreases the voltage at which circuit damage can occur also decreases.

The move to smaller geometries has also prompted fundamental changes in IC technologies that have had an adverse effect on the intrinsic ability of the technologies to survive ESD stress. A prime example is the evolution of nMOS transistors in CMOS technologies.

This document shows the history and future trends in robustness of IC to ESD.

View the PDF document for more information.





Article Comments - Trends in integrated circuits that a...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top