Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Improved adapters, VIP comply with system app needs

Posted: 06 Nov 2008 ?? ?Print Version ?Bookmark and Share

Keywords:adapter? verification? IP?

Cadence Design Systems Inc. has introduced its new system verification IP (VIP) and SpeedBridge adapters' portfolio focusing on transaction-based acceleration (TBA) and in-circuit emulation use models.

The company said the expanded portfolio of SpeedBridge adapters is designed to support vertical solutions for 11 protocols and emulation environments like PCIe 2.0, SAS, SATA and USB 2.0.

It added that its new portfolio targets standard protocols for wireless, networking, storage and multimedia vertical markets, improving speed and quality of system verification and validation.

It noted that the new SpeedBridge adapters support SATA, SAS, USB 2.0 and Fibre Channel protocols.

SpeedBridge adapters connect the company's emulators to external systems, networks, test equipment and motherboards running at full speed, allowing system engineers to pattern the design with application requirements.

Cadence said the company now provides TBA VIP for nine protocols, including AMBA AHB, AMBA AXI and PCIe 1.0a/2.0. It added its TBA VIP backs test benches and debug/analysis at a high level of abstraction (SystemC, C/C++) or hardware verification language.

- EE Times





Article Comments - Improved adapters, VIP comply with s...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top