Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Can the old school of analog designers really hack it in today's digital CMOS world?

Posted: 06 Nov 2008 ?? ?Print Version ?Bookmark and Share

Keywords:analog? CMOS? digital?

By Navraj Nandra
The Eyes Have It

Getting analog functions on a chip that is mostly digital poses many challenges for the analog designer. Are they equipped? Look at it from the perspective of high speed interfaces that are needed on today's digital 65- and 40nm chips, like Serdes or DDR. The "prima donna" analog designers have had the luxury of supply voltages and process technology in their favor. But the bottom-line is can they design with these technologies and still meet performance in terms of tight jitter spec and sufficient link margins?

- Navraj Nandra is part of the Synopsys His blog, The Eyes Have It, discusses all things related to mixed-signal PHY IP such as the latest trends, design challenges and anything that may be controversial.

Article Comments - Can the old school of analog designe...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top