Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Interfacing LVDS devices to QuickLogic Eclipse and Eclipse-II FPGAs

Posted: 11 Nov 2008 ?? ?Print Version ?Bookmark and Share

Keywords:LVDS interface? Eclipse? FPGA? application note?

Multiple I/O standards for processors, memories, and various applications have become commonplace and a requirement for many systems. The Eclipse family, which includes Eclipse, EclipsePlus, Eclipse-E, and Eclipse-II FPGAs, has addressed these changing system requirements with an I/O cell that consists of programmable I/Os as well as a cell structure consisting of three registersinput, output, and output enable. Banks of these programmable I/O are offered to address many of the new bus standards that are popular today.

LVDS is one of the prevalent I/O standards used in high-speed systems as a reliable means to communicate with very low noise and low power consumption. The flexible I/O architecture in Eclipse devices allows for the implementation of LVDS transmitters and receivers with the addition of external resistors. This application note discusses software implementation and board level issues when interfacing LVDS devices with QuickLogic Eclipse FPGAs.

View the PDF document for more information.

Article Comments - Interfacing LVDS devices to QuickLog...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top