Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Simulator solves various analog, mixed-signal designs

Posted: 16 Dec 2008 ?? ?Print Version ?Bookmark and Share

Keywords:simulator circuit? analog mixed signal? technology simulation?

Cadence Design Systems Inc. has announced the availability of Virtuoso Accelerated Parallel Simulator (APS), the company's next-generation circuit simulator. According to the company, the simulator offers the accuracy of the Virtuoso Spectre Circuit Simulator, developed to solve the largest and most complex analog and mixed-signal designs across all process nodes.

The new simulator, a key part of the Cadence Multi-Mode Simulation solution 7.1 release, consists of a combination of Cadence simulation technologies and a new parallel circuit solver, along with an engine that efficiently harnesses the power of multiprocessing computing platforms, Cadence said. Virtuoso APS has an accuracy and use model identical to the Virtuoso Spectre Circuit Simulator, delivering improved single-thread performance and scalable multithread performance, according to the company. The company also claimed that the new simulator is compatible with existing Cadence simulation technologies.

"The Virtuoso APS is a significant addition to our Virtuoso Multi-Mode Simulation technology, serving as the simulation platform for a cost-effective, scalable and reliable solution for teams whose large, complex analog designs pose some of today's greatest design challenges and verification bottleneck," said Zhihong Liu, corporate VP of R&D for circuit simulation and physical verification products at Cadence, in a statement.

- EE Times

Article Comments - Simulator solves various analog, mix...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top