Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Trio develops 'world's smallest' FinFET SRAM cell

Posted: 19 Dec 2008 ?? ?Print Version ?Bookmark and Share

Keywords:Toshiba IBM AMD? SRAM cell smallest? material high-k/metal gate?

Toshiba, IBM and AMD have jointly developed an SRAM cell that has an area of only 0.128?m?, the world's smallest functional SRAM cell that makes use of fin-shaped Field Effect Transistors (FinFETs).

Developed with a high-k/metal gate (HKMG) material, the cell offers advantages over planar-FET cells for future technology generations. SRAM cells are circuit components in most systems-level, large-scale integrated circuits such as microprocessors, and smaller SRAM cells can help provide smaller, faster processors that consume less power. The technology was announced Dec. 16 at the 2008 International Electron Devices Meeting in San Francisco, California.

Toshiba, IBM and Advanced Micro Devices announced that they have together developed an SRAM cell that has an area of only 0.128?m?.

To reduce the transistor size when SRAM cells are created using conventional planar transistors, IC manufacturers generally adjust properties by doping more impurities into the device area. However, this adjustment creates undesirable variability and deteriorates the SRAM stability. This issue is becoming critical, especially at the 22nm technology node and beyond. The use of FinFETsvertical transistors with fin-shaped undoped silicon channelsis an alternative approach to allow SRAM cell size reduction with less characteristic variation.

Optimized processes
Researchers from the three companies fabricated a highly scaled FinFET SRAM cell using HKMG. It is the smallest non-planar-FET SRAM cell yet achieved: At 0.128?m?, the integrated cell is more than 50 percent smaller than the 0.274?m? non-planar-FET cell previously reported. To achieve this goal, the team optimized the processes, especially for depositing and removing materials, including HKMG from vertical surfaces of the non-planar FinFET structure.

The researchers also investigated the stochastic variation of FinFET properties within the highly scaled SRAM cells and simulated SRAM cell variations at an even smaller cell size. They verified that FinFETs without channel doping improved transistor characteristic variability by more than 28 percent. In simulations of SRAM cells of 0.063?m? area, equivalent to or beyond the cell scaling for the 22nm node, the results confirmed that the FinFET SRAM cell is expected to offer a significant advantage in stable operation compared with a planar-FET SRAM cell at this generation.

By fabricating highly scaled FinFET SRAM cells with HKMG, the companies have positioned FinFETs as an attractive transistor structure for SRAMs in the 22nm node and beyond. The new technology is a step forward to more powerful practical devices.





Article Comments - Trio develops 'world's smallest' Fin...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top