Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Guidelines for developing a Nios II HAL device driver

Posted: 14 Jan 2009 ?? ?Print Version ?Bookmark and Share

Keywords:HAL II Nios? driver device?

This application note explains the process of developing and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Nios II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.

The Nios II Development Board, Cyclone II 2c35 Edition, is used as an example hardware reference platform. This document shows the development process in steps, progressing from sending bits out the transmit pin from main() up to the construction of device access macros and automatic device initialization via alt_sys_init().

Debugging tips are included, such as identifying UART transmission errors.

Development is shown via the Nios II Software Development Tools. The resulting applications and board support package created with the command-line based Nios II Software Build Tools are then imported and debugged with the Nios II IDE.

Discussions on interrupt latency, interrupt nesting, determinism, and which type of system calls cannot be included in a device driver interrupt service routine are included.

View the PDF document for more information.





Article Comments - Guidelines for developing a Nios II ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top