Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Fail-safe MultiBoot reference design

Posted: 21 Jan 2009 ?? ?Print Version ?Bookmark and Share

Keywords:reference design? FPGA? Xilinx Spartan-3A? application note?

This application note describes a reference design that adds fail-safe mechanisms to the MultiBoot capabilities of the extended Spartan-3A family of FPGAs (Spartan-3A, Spartan-3AN, and Spartan-3A DSP platforms). The reference design configures specific FPGA logic via an initial bitstream that determines which application (by alternate bitstreams) to load. The decision as to which bitstream to load, if an alternate is loaded at all, is based on the bitstream revision, the number of prior configuration attempts, and the integrity of the alternate bitstreams. The algorithms that test bitstream integrity and select the bitstream image to load are implemented using a PicoBlaze controller. Additional independent modules manage communication with the Internal Configuration Access Port (ICAP) and the SPI flash device.

View the PDF document for more information.

Article Comments - Fail-safe MultiBoot reference design
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top