Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

RapidIO interoperability with TI 6482 DSP reference design

Posted: 28 Jan 2009 ?? ?Print Version ?Bookmark and Share

Keywords:DSP? RapidIO 6482? design reference? TI?

The Altera RapidIO interoperability reference design provides a sample interface between the Altera RapidIO MegaCore function and the Texas Instruments TMS320TCI6482 Communications Infrastructure Digital Signal Processor (TI 6482 DSP or TI 6482). Altera offers this reference design to demonstrate the installation and operation of Altera's RapidIO MegaCore function with the TI 6482. The reference design enables you to evaluate the RapidIO MegaCore function for integration into an Altera FPGA.

View the PDF document for more information.

Article Comments - RapidIO interoperability with TI 648...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top