Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Power optimization in Stratix IV FPGAs

Posted: 29 Jan 2009 ?? ?Print Version ?Bookmark and Share

Keywords:FPGAs? IV Stratix? optimization power?

The Stratix IV family of devices from Altera is based on 0.9 V, 40nm process technology. Stratix IV FPGAs deliver a high level of performance and power efficiency for high-end applications. The innovative architecture of Stratix IV devices is optimized to get the maximum power saving through a variety of process, circuit, and architecture optimizations and innovations. The advanced architecture of Stratix IV devices features triple-gate oxide, all-copper routing with low-k dielectric material that dramatically reduces power and improves performance.

Stratix IV devices include advanced, efficient logic structures called adaptive logic modules (ALMs) that obtain maximum performance while minimizing power consumption.

View the PDF document for more information.





Article Comments - Power optimization in Stratix IV FPG...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top