Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Design tools simplify RF systems dev't

Posted: 02 Feb 2009 ?? ?Print Version ?Bookmark and Share

Keywords:RF design tool? RF system development? software download?


Analog Devices Inc. has released the ADIsimRF and ADIsimPLL Version 3.1 free downloadable software design tools that can ease RF systems design.

The ADIsimRF furthers ADI's commitment to provide RF-system designers with innovative tools that improve performance and help ease development for both wireline and wireless communications equipment. The ADIsimRF design tool provides calculations for the most important parameters within the RF signal chain, including cascaded gain, noise figure, IP3, P1dB, and total power consumption. The calculator can be easily switched between transmit mode and receive mode where calculations and data entry are input referred.

In addition, designers can vary the number of stages up to a maximum of 15, and additional stages can be inserted at any point in the signal chain. Designers can also temporarily disable individual stages, clear their data, or remove them completely. ADIsimRF contains embedded data from many of ADI's RF ICs. A designer can easily access this data using pull-down menus, thereby eliminating tedious data entry. The tool also includes device tables to assist in component selection.

A new generation of ADI's PLL circuit-design and evaluation tool, the ADIsimPLL Version 3.1 assists users in evaluating, designing, and troubleshooting RF systems exploiting the company's family of PLL synthesizers. Fully compatible with prior releases, the new ADIsimPLL Version 3.1 design tool eliminates time-consuming iterations from the PLL/synthesizer development process, ensuring that products reach the market faster. ADI has optimized its ADF4xxx synthesizers for applications such as wireless base stations, LAN, mobile handsets and PDAs, broadband wireless access, industrial, instrumentation and test equipment, satellite, sonar, and CATV.

In addition, the ADIsimPLL Version 3.1 includes a new simulation capability for fractional-N spurious estimation. This feature provides an initial assessment of the amplitude and offset of fractional-N spurs. It also allows the user to adjust parameters that set the spur amplitude in response to various loop filter selections, enabling RF designers to incorporate their measurements to further refine the effects of spurs within their system. ADIsimPLL version 3.1 offers an enhanced library of components, including new VCO libraries and improvements to existing component libraries. It also features new loop filter topologies and improvements to the chip-selection algorithm and the power-up simulation.

Article Comments - Design tools simplify RF systems dev...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top