Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Virtex-5 Embedded Tri-Mode Ethernet MAC hardware demonstration platform

Posted: 06 Feb 2009 ?? ?Print Version ?Bookmark and Share

Keywords:Ethernet? hardware? FPGA? application note?

The hardware demonstration platform demonstrates the functionality of the following Xilinx LogiCORE IP and embedded Ethernet products:

? Virtex-5 Embedded Tri-Mode Ethernet MAC
? Virtex-5 Embedded Tri-Mode
? Ethernet MAC Wrapper v1.5
? Ethernet Statistics v2.5 core

The design demonstrates how to integrate these cores into a system, generate the required clock resources, handle the Ethernet data flow using packet FIFOs and flow control, and connect to a physical interface. Interfacing the Ethernet core to a microprocessor is not provided in this release. Data is generated in the fabric logic; the processor is used to configure the Ethernet core and does not handle data in real time.

This application note describes a system using the Virtex-5 embedded tri-mode Ethernet MAC wrapper core on a Xilinx Virtex-5 ML505 or ML507development board. The system provides an example of how to integrate the Virtex-5 Embedded Tri-Mode Ethernet MAC and the Virtex-5 Embedded Tri-Mode Ethernet MAC wrapper using a hardware design to target the development board and a PC-based GUI to control the demonstration platform.

View the PDF document for more information.

Article Comments - Virtex-5 Embedded Tri-Mode Ethernet ...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top