Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Using high-performance DDR, DDR2, and DDR3 SDRAM with SOPC Builder

Posted: 09 Feb 2009 ?? ?Print Version ?Bookmark and Share

Keywords:application note? SDRAM? DDR DDR3 DDR2?

The Altera DDR, DDR2, and DDR3 SDRAM high-performance controller MegaCore functions version 7.1 and later support SOPC Builder, enabling you to instantiate a DDR, DDR2, or DDR3 SDRAM high-performance controller in an SOPC Builder system.

View the PDF document for more information.





Article Comments - Using high-performance DDR, DDR2, an...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top