Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

DDR3 SDRAM memory interface termination and layout guidelines

Posted: 11 Feb 2009 ?? ?Print Version ?Bookmark and Share

Keywords:application note? SDRAM? DDR3?

DDR3 SDRAM offers features designed to improve signal integrity of increased bus speed. While some of the features are already available in DDR2 SDRAM, these features are further enhanced in DDR3 SDRAM.

For example, the ODT feature is available in both DDR2 and DDR3 SDRAM, but in DDR3 SDRAM, the values of the ODT are based on the value of an external resistorthe RZQ resistor. In addition to using this ZQ resistor for setting the ODT value, it is also used for calibrating the ODT value so that it maintains its resistance value to within a 10 percent tolerance. This application note describes the following updated and new features in DDR3 SDRAM.

View the PDF document for more information.





Article Comments - DDR3 SDRAM memory interface terminat...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top