Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Implementing Bus LVDS interface in Cyclone III, Stratix III, and Stratix IV devices

Posted: 12 Feb 2009 ?? ?Print Version ?Bookmark and Share

Keywords:application note? LVDS? Cyclone Stratix?

LVDS is becoming the most popular differential I/O standard for high-speed transmission in the industry. The advantages of LVDS include high noise tolerance in the form of common-mode rejection, low power, and low noise generation. Improved signal to noise rejection of LVDS allows signal swing to be dropped to only a few hundred millivolts, which in turn enables faster data rates.

However, many high-speed applications require more than just point-to-point communication. The desire for multipoint communication has spawned a new variant of LVDS called Bus LVDS (BLVDS), which extends the capability of LVDS to multipoint configuration such as high-speed backplane applications. There are several bus topologies for BLVDS I/O standard, such as multi-drop bus with single or double termination, and multipoint. This application note describes how to implement BLVDS interface in Cyclone III, Stratix III, and Stratix IV devices for high-performance multipoint application. Performance analysis of a multipoint application with the Cyclone III BLVDS example is also shown in this application.

View the PDF document for more information.





Article Comments - Implementing Bus LVDS interface in C...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top