Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Design Guidelines and Timing Closure Techniques for HardCopy ASICs

Posted: 17 Mar 2009 ?? ?Print Version ?Bookmark and Share

Keywords:application note? ASIC hardcopy? closure timing techniques?

This application note covers topics from a timing closure perspective, for the successful migration to HardCopy ASICs from Altera's FPGAs. The first section covers metastability, synchronous and asynchronous resets, and synchronizing an asynchronous reset. This section also describes techniques for passing control and data signals across clock domains using a handshake mechanism and FIFO.

View the PDF document for more information.





Article Comments - Design Guidelines and Timing Closure...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top