Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Synopsys aims to accelerate chip development

Posted: 18 Mar 2009 ?? ?Print Version ?Bookmark and Share

Keywords:development chip environment? GDSII RTL? flow design?

Synopsys Inc. is making available an automated chip development environment that the company says combines an RTL-to-GDSII design flow with productivity-enhancing features to accelerate chip development while mitigating the risks of designing at new process nodes.

Lynx is optimized for Synopsys' Galaxy Design Platform and is configurable to incorporate third-party technology, Synopsys said. The Lynx Design System can be set up and fully operational for design teams within a week, according to the company.

Embedded in Lynx are the best design practices from the ARM-Synopsys implementation Reference Methodologies (iRM) using ARM physical IP optimized for ARM processors, Synopsys claimed. The iRM streamlines the procedures used by designers to target ARM processors to their chosen technology nodes, the company said.

"Through close collaboration with Synopsys, we are dedicated to providing foundry-ready physical IP platforms integrated into Lynx, demonstrated through optimized ARM processor solutions," said John Goodenough, ARM worldwide director of design technology.

"The Lynx Design System design flow has been validated with more than 100 customer tape-outs," according to John Koeter, VP of marketing for the Solutions Group at Synopsys.

Lynx incorporates methodologies required for implementing 65nm and 40nm designs including low power techniques such as multicorner multimode, state-retention power gating and dynamic voltage frequency scaling, as well as concurrent hierarchical design for managing large, complex designs, Synopsys said.

Lynx features a foundry-ready system that pre-validates technology files and libraries for use in the flow, according to Synopsys. In addition, a hard IP checker enables designers to validate incoming IP by performing standalone and interoperability testing with other design IP, the company said.

Lynx includes a runtime manager that automates the configuration and execution of the design flow. The GUI-based application allows designers to monitor one or more design blocks concurrently as they progress through the design flow, with dashboard reporting of status at each design step and the ability to more easily debug identified problems in the context of the flow, according to Synopsys.

Another feature is Lynx's Management Cockpit, a browser-based access window to important project data captured automatically by Lynx as the design progresses through the design flow, Synopsys said. More than 50 metrics and system resources are tracked at the block and chip level, with users able to add their own metrics to the flow, the company said.

"With Lynx, Synopsys has acknowledged the importance of project management and its impact on the degree of success of a design," said Gabe Moretti, EDA industry consultant.

Synopsys' Lynx Design System is available now.

- Nicolas Mokhoff
EDA DesignLine

Article Comments - Synopsys aims to accelerate chip dev...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top