Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

High-performance DDR3 SDRAM interface in Virtex-5 devices

Posted: 14 Apr 2009 ?? ?Print Version ?Bookmark and Share

Keywords:DDR3? SDRAM? Virtex FPGA? application note?

This application note describes the controller and the data capture technique for high-performance DDR3 SDRAM interfaces. This data capture technique uses the Input Double Data Rate and Output Double Data Rate features available in every Virtex-5 FPGA I/O.

View the PDF document for more information.

Article Comments - High-performance DDR3 SDRAM interfac...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top