Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

0.18?m RFCMOS design kit helps trim die size

Posted: 20 Apr 2009 ?? ?Print Version ?Bookmark and Share

Keywords:RFCMOS? 0.18µm PDK? design kit process?

China foundry Grace Semiconductor Manufacturing Corp. has released its advanced 0.18?m RFCMOS process design kit (PDK) through an exclusive collaboration with Sentinel IC Technologies.

The Grace 0.18 micron RFCMOS PDK is an innovative design enablement platform that overcomes limitations common to the current industry standard PDKs. The PDK integrates fully scalable parametric cells (PCELLS) rich in RF centric features with a state of the art modeling and simulation platform. The combination enables designers to maximize chip performance and to reduce die size, while greatly shortening design cycle times. Grace's 0.18? industry baseline RFCMOS technology offers multiple Vt MOSFET libraries at 1.8- and 3.3V, thick top metal for high quality inductors, MOS and junction varactors, high density MiM capacitors, deep Nwell isolation, and an industry leading resistor offering including low and high value poly resistors.

At the core of the PDK is an advanced fully scalable modeling platform physically linked to the manufacturing process. A process variation simulation platform greatly reduces design time while minimizing over and under design common in the industry. The industry standard advanced PSP MOSFET model provides critical RF design advantages in areas of distortion, noise, scalability and process variation simulation. The MOSVAR standard and custom junction varactor models offer designers complete design trade off flexibility in frequency tuning elements critical for RF applications. A fully characterized scalable inductor design platform provides designers unprecedented inductor design flexibility. Scalable models for high density MiM capacitors and a wide range of poly silicon resistors including resistor 1/f noise characterization round out the RF toolbox.

In addition, the kit's RF/analog design enablement platform provides a complement to Grace's base digital process, silicon verified IP libraries and manufacturing process control. The platform drives maximum IC performance while reducing development investment and long term production costs.

"The cooperation between Grace and Sentinel has resulted in this significant milestone within a very short time frame and we are looking forward to further successes from this partnership to provide advanced design enablement solutions to our customers" said Peter Weigand, VP, marketing and design Services of Grace.

James Victory, cofounder and president of Sentinel said, "Grace brings incredible value to the foundry market through high quality innovative technology with aggressive roadmaps. Sentinel is proud to partner with Grace to add industry leading design enablement platforms to the Grace portfolio."

Article Comments - 0.18?m RFCMOS design kit helps ...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top