Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

PAC-POWR1220AT8-EV evaluation board

Posted: 11 Jun 2009 ?? ?Print Version ?Bookmark and Share

Keywords:evaluation board? power supply design?

Lattice Semiconductor's Power Manager II ispPAC-POWR1220AT8 device simplifies power supply design by integrating the analog and digital functions of power supply management (sequencing, monitoring, trimming/margining, measurement) into a single device. This device provides designers with a rich set of features: A/D and D/A conversion, precision comparators with a built-in voltage reference, MOSFET drivers with programmable slew rates, an easy-to-use closed-loop power supply voltage trim system and a PLD for sequencing and supervisory logic functions. All of these blocks can be accessed via I?C for enhanced flexibility in systems employing an on-board microcontroller. Configuration for all subsystems in the ispPAC-POWR1220AT8 device is stored in non-volatile E?CMOS memory. Programming is performed via the industry-standard JTAG IEEE 1149.1 interface.

View the PDF document for more information.





Article Comments - PAC-POWR1220AT8-EV evaluation board
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top