Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

LatticeSC/M DDR/DDR2 SDRAM memory interface user's guide

Posted: 16 Jun 2009 ?? ?Print Version ?Bookmark and Share

Keywords:memory interface? SDRAM? DDR2 DDR?

FPGA logic designers are often faced with the need to communicate with external memories, and applications are requiring increasingly large I/O channel bandwidths. In response to these demands, the industry has defined several new memory devices with their associated protocols (e.g. QDR-SRAM, DDR/DDR2 SDRAM, RLDRAM), each being optimized for a particular segment of the high-bandwidth market.

This user's guide discusses a memory interface for a Double-Data-Rate SDRAM (DDR/DDR2 SDRAM) implemented in the LatticeSC and LatticeSCM FPGAs. LatticeSC/M FPGAs support data rates for individual DDR2 devices and SODIMM modules at rates up to 667Mbit/s for the embedded MACO block and rates up to 533Mbit/s for soft IP cores.

View the PDF document for more information.

Article Comments - LatticeSC/M DDR/DDR2 SDRAM memory in...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top