Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Interface

PMC packs four CAN bus interfaces

Posted: 15 Jul 2009 ?? ?Print Version ?Bookmark and Share

Keywords:mezzanine card? PMC? CAN bus? interface?

MEN Micro Inc. is offering the P506 Quad CAN bus interface PCI mezzanine card (PMC), operating at 32bit/33MHz, which provides four independent, galvanically-isolated CAN interface channels on a single card.

Each interface provides a programmable loop-back mode for self-test operation as well as signaling and interrupt capabilities for receiver and transmitter error states.

The P506's interfaces are executed via IP cores within an onboard FPGA. Corresponding line drivers are implemented on a specialized USM (Universal Submodule) module that plugs directly onto the PMC board. MEN Micro's USM concept enables easy, cost-effective updates to a board's functionality through the implementation of different IP cores with minimal development time.

The interfaces support CAN protocol 2.0A/B with standard or extended data frames from 0 to 8bytes and a programmable data rate of up to 1Mbit/s per ISO 11898-1/2.

The P506 provides support for remote frames under CAN Layer 2 as well as CANopen master and slave, and is suitable for any PMC-compliant host carrier board in any type of bus system (i.e. cPCI, VME or any standalone SBC).

The new PMC is designed for use in mobile and safety critical harsh environments as found in industrial control, telecommunications, medical engineering, avionics and other transportation applications.

In addition, the card is qualified to perform in an extended temperature range of -40C to +85C at a maximum of 95 percent RH (non-condensing). Conformal coating is available on request for added protection against dust and humidity.

The unit is rated to withstand shock at 15g/11ms, bumps up to 10g/16ms and sinusoidal vibration of 1g/10Hz to 150Hz. EMC protection conforms to EN 55022 for radio disturbance, IEC1000-4-2 for ESD and IEC1000-4-4 for electrical fast transient/burst testing.

The FPGA controls the P506's 32Mbyte of soldered SDRAM memory and 2Mbyte of non-volatile flash memory for FPGA data and the Nios firmware. Peripheral connections are provided via the front panel on a shielded 50-pin HP D-Sub SCSI2 receptacle connector.

Pricing for the P506 starts at $703 for single quantities. Delivery is six weeks ARO.

- Toni McConnel

Article Comments - PMC packs four CAN bus interfaces
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top