Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Interface
?
?
Interface??

Serdes handles high-resolution, 24bit FPDs

Posted: 02 Oct 2009 ?? ?Print Version ?Bookmark and Share

Keywords:Serdes? flat-panel display? serializer? deserializer?

DS90UR905Q, DS90UR906Q Serdes

National Semiconductor Corp. claims the first Serdes chipsets capable of driving high-resolution, 24bit color FPDs with a 65MHz clock. The two new additions to National's FPD-Link II Serdes chipset family deliver a scalable pixel clock range (5MHz to 65MHz), enabling a modular platform for low-resolution (WQVGA) through high-resolution (XGA) infotainment displays. The higher resolution XGA display offers consumers an enhanced video experience, while the Serdes chipsets support an automobile manufacturer's vehicle portfolio, from luxury to base models.

The DS90UR905Q serializer and DS90UR906Q deserializer use a low-voltage CMOS parallel interface, while the DS90UR907Q serializer and DS90UR908Q deserializer use a low-voltage differential signaling interface. The chipsets connect the graphics host processor with central information displays, rear seat displays, console displays and instrument panel displays. Having a choice in Serdes input and output interfaces allows the designer to select from a wide array of video sources and display panels. National's FPD-Link II chipsets provide an efficient and cost-effective way to serially route video content beyond 10m to single or multiple displays in the driver and passenger compartments.

To protect adjacent circuitry from EMI, the DS90UR90xQ family features a serial-output voltage-level selection for minimum differential voltage swing and user-selectable de-emphasis to further reduce differential voltage swing. The chipsets also mitigate EMI with spread-spectrum clocking support from the serializer input to the deserializer output. The Serdes' EMI performance ensures there is no interference with the automobile-control system electronics.

The DS90UR905Q and DS90UR907Q serializers embed the clock, randomize, balance, and scramble the data payload, level shift the wide parallel video bus and serialize it to a single pair. Both serializers operate at speeds of 140Mbit/s to 1.8Gbit/s and support 18bits per pixel (bpp) and 24bpp color displays. They operate with either a 1.8V or 3.3V I/Os and feature integrated termination resistors to save board space and reduce cost.

The DS90UR905Q and DS90UR907Q serializers are AEC-Q100 Grade 2 qualified for operation between -40C and 105C. They also include a built-in self test mode for factory test, system start up and diagnostics. Both devices are backward-compatible with previous generation FPD-Link II deserializers. The DS90UR905Q is offered in a 48-pin LLP package and the DS90UR907Q is supplied in a 36-pin LLP package.

On the other hand, the DS90UR906Q and DS90UR908Q deserializers recover the RGB data and control signals and extract the clock from the serial stream. They include complementary features to their companion serializers, and are also AEC-Q100 Grade 2 qualified for operation between -40C and 105C. Both devices are backward-compatible with previous generation FPD-Link II serializers. The DS90UR906Q and DS90UR908Q are offered in 60-pin and 48-pin LLP packages, respectively.

The DS90UR905Q serializer and DS90UR906Q deserializer chips are priced at $7.50 each, and the DS90UR907Q serializer and DS90UR908Q deserializer chips are priced at $8.25 each in 1,000-unit quantities. Both chipsets are sampling now with production quantities scheduled for late Q4 09.

For application notes on Serdes click here.





Article Comments - Serdes handles high-resolution, 24bi...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top