Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

IMEC pushes 3D integration of DRAM on logic

Posted: 06 Oct 2009 ?? ?Print Version ?Bookmark and Share

Keywords:3D? DRAM? logic IC?

IMEC and its 3D integration partners have prototyped a 3D chip integrating a commercial DRAM chip on top of a logic IC. The new 3D stack, dubbed Etna, resembles future commercial chips as closely as possible. It is comprised of a 25?m thick logic die with a commercial DRAM stacked on top using through-silicon vias (TSVs) and micro-bumps.

The 3D demonstrator mimics all aspects of the approach by stacking an advanced commercial DRAM product chip on IMEC's proprietary CMOS logic IC. As an example, heaters are integrated to test the impact of hotspot on DRAM refresh times. The chip contains test structures for monitoring thermo-mechanical stress in a 3D stack, ESD hazards, electrical characteristics of TSVs and micro-bumps, fault models for TSVs, etc.

The design of the 3D chip is realized together with many players in the 3D integration supply chain. Now, IMEC is manufacturing the logic die in its prototype line, and will be stacking the commercial DRAM chip on top of it. One of IMEC's 3D integration partners will deliver the DRAM dies, and will test the fabricated 3D stack; two other partners, will package the 3D stack using flip-chip onto a FBGA substrate.

"We are excited to achieve this milestone in collaboration with our 3D integration partners including memory suppliers and IC manufacturers. This test-chip is a significant step for the introduction of 3D technology in DRAM-on-logic applications," said Pol Marchal, principal scientist 3D integration at IMEC.





Article Comments - IMEC pushes 3D integration of DRAM o...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top