Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Cadence, ARM co-develop next-gen SoC design flow

Posted: 23 Oct 2009 ?? ?Print Version ?Bookmark and Share

Keywords:Cadence ARM collaboration? design flow? EDA?

Cadence Design Systems Inc. and ARM Ltd have entered into a strategic collaboration to create a next-generation SoC design flow. The process will speed time to market while lowering the cost of SoC integration and verification. The agreement calls for the combination of the Cadence Chip Planning System and Cadence Incisive functional verification solutions and the ARM AMBA Designer, Performance Exploration tools and Network Interconnect IP.

"Both ARM and Cadence have developed techniques to give our mutual customers better methods to optimize SoC integration architectures and IP selection, and provide VIP-based automation to speed both performance and functional verification time," said Steve Glaser, corporate VP, strategy and planning at Cadence. "With the evolution of ever-more complex multimedia and multi-processor SoCs, there is a compelling need to find new ways to specify, optimize and verify both the performance and functionality of the SoC interconnect and the full SoC assembly."

"ARM and Cadence expect our customers to achieve major efficiency savings through the integration of both AMBA system IP and associated Cadence and AMBA design tools," said Michael Dimelow, director of marketing at ARM. "Early estimation of the power and cost of selected IP components enables customers to perform 'what if' calculations to optimize their SoC architectures. Generated traffic profiles from AMBA VPE rapidly tune the AMBA network interconnect performance, and Cadence metric-driven verification IP ensures functional integrity of the integrated IP at the SoC level."

The companies plan to deliver increasingly integrated solutions to joint customers in multiple phases through 2010.

Article Comments - Cadence, ARM co-develop next-gen SoC...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top