Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Solving today's problem of SoC verification

Posted: 22 Jan 2010 ?? ?Print Version ?Bookmark and Share

Keywords:mixed signal SoC? SoC verification? SoC design?

As more complex, mixed-signal SoC designs continue to stress verification methodologies and schedules, designers need new approaches in solving today's test challenges. Mixed-signal verification presents a unique challenge as the analog portion of the design requires highly accurate and time-consuming, analog simulation (Spice for example).

Furthermore, without a digital representation of the analog design, full digital regression simulations are not possible for the SoC. This is insufficient for verifying connectivity and basic functionality of the integrated SoC at the system level. Intrinsix evaluated Cadence Design Systems' Real Number Modeling (RNM) methodology as a possible solution for achieving efficient mixed-signal verification.

View the PDF document for more information.





Article Comments - Solving today's problem of SoC verif...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top