Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Processors/DSPs
?
?
Processors/DSPs??

Processor packs L2 cache for improved performance

Posted: 08 Mar 2010 ?? ?Print Version ?Bookmark and Share

Keywords:processor? L2 cache? FPGA?

eASIC Corp. has released the Aeroflex Gaisler's LEON4 processor, as part of its eZ-IP Alliance Core Library. LEON4 is a high-performance, 32bit processor core based on the SPARC V8 architecture. The new LEON4 core complements the LEON3 processor for high-performance embedded applications across a broad spectrum of demanding consumer and industrial applications.

The power- and size-optimized LEON4 is fully software-compatible with previous LEON processors, yet with a performance increase of up to 50 percent at the same clock frequency. The LEON4 processor implements single-cycle load/store instructions, as well as static branch prediction. The register file and internal load/store data paths have been extended to 64bits, while the data cache and bus interface can be either 64- or 128bit wide. An optional Level-2 (L2) cache has also been added to the architecture, further improving performance on data intensive and multicore applications. The LEON4 processor delivers up to 1.7 DMIPS per MHz or 0.35 SPECINT2000/MHz.

"We are pleased with the performance of this next generation processor on eASIC silicon," said Jiri Gaisler, CTO and founder of Aeroflex Gaisler. "The low cost-point and low up-front development cost of eASIC devices coupled with our LEON4 embedded processing sub-systems now enable an excellent price/performance entry point for custom embedded chip designs."

"The LEON4 processor core provides our customers with a perfect alternative to traditional soft processor cores from FPGA vendors and prevents customers from being locked into proprietary FPGA vendor IP cores," said Jasbinder Bhoot, VP, worldwide marketing at eASIC. "With Gaisler, customers are provided complete solutions that include CPU cores, peripherals, software tool chain, development boards and technical support."

The LEON4 is a high-performance 32bit SPARC V8 processor that provides computing capabilities to cost-sensitive embedded microcontroller applications. The processor is available as a soft core together with a rich IP library for instantiations into both FPGAs for prototyping, and eASIC devices for volume production.





Article Comments - Processor packs L2 cache for improve...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top