Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Avnet, Xilinx collaborate on FPGA DSP dev't kit

Posted: 26 Apr 2010 ?? ?Print Version ?Bookmark and Share

Keywords:FPGA? DSP? development kit? software?

Avnet Inc. and Xilinx Inc. have co-developed and released a DSP development kit that combines Virtex-6 FPGA devices, a scalable development board, DSP IP, complete documentation and cables, with a Targeted Reference Design, and the DSP development tools required to evaluate, modify and extend the design.

For the first time, DSP designers can compare the merits of RTL against high-level design flows that use languages such as C/C++ and Matlab/Simulink software to determine the best design flow to bring their products to release. The Virtex-6 FPGA DSP Kit provides up to a 10x productivity advantage and an easier entry point for using FPGAs for DSP. By combining the elements of a total solution, the kit enables users to focus on the unique value of their design from the beginning of their design process.

"With the introduction of the Virtex-6 FPGA DSP Kit, Avnet is offering its first domain specific targeted design platform," said Jim Beneke, VP, global technical marketing at Avnet Electronics Marketing. "This kit will help our customers quickly learn the different tool flows and design techniques involved in creating DSP-centric designs with the Virtex-6 FPGA family."

A key component of the kit is the preconfigured and fully validated Virtex-6 DSP Targeted Reference Design. This design serves as a basis to illustrate DSP techniques and design flows for Virtex-6 class of signal processing functions. The state of the art digital up converter/digital down converter Targeted Reference Design shows customers how to use advanced techniques such as clock over sampling, time division multiplexing and using high-performance DSP48 slices for optimizing signal processing performance and resource use.

The design flow based on Simulink and Matlab from The MathWorks allows algorithm developers to create DSP hardware designs using a familiar modeling environment without the need to learn RTL. Experienced RTL designers are provided design techniques for creating efficient DSP hardware using ISE Design Suite and LogicCore DSP IP along with verification methodologies for comparing functional correctness against high-level algorithm models.

Deliverables of the Virtex-6 DSP Targeted Reference Design include design source files for RTL and Simulink; top level system integration RTL source files; simulation environment; testbenches; implementation environment. It also offers complete steps and parameters for design synthesis as well MAP, place and route and timing closure. In addition, it packs targeted reference design tutorials including recommended flows for design modification and integration.

"The Virtex-6 DSP Development kit enables customers to get started immediately with a great out of the box experience and choice of design flows that maximizes customers' productivity using Virtex-6 FPGA technology," said Tim Erjavec, senior director, platform solutions and services marketing at Xilinx. "The DSP targeted reference design included in the kit provides an easy to use, reusable design infrastructure to accelerate customers' application development, and is a great example of how Xilinx is partnering with industry leaders like Avnet to rapidly deploy Targeted Design Platforms."

Avnet Electronics Marketing is offering the Xilinx Virtex-6 FPGA DSP development kit as part of the Xilinx Targeted Design Platform for DSP design.





Article Comments - Avnet, Xilinx collaborate on FPGA DS...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top