Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Processors/DSPs

DSP core handles eight MAC operations per cycle

Posted: 28 Apr 2010 ?? ?Print Version ?Bookmark and Share

Keywords:DSP core? processor? MAC?

Tensilica Inc. is offering its third generation ConnX 545CK eight-MAC (multiply-accumulate) VLIW DSP core for SoC designs.

Improvements in its third generation dataplane processor core deliver up to 20 percent faster clock speed, 11 percent smaller die and up to 30 percent lower power consumption.

The ConnX 545CK is intended for SoC dataplane signal processing because it allows system control and high-speed signal processing throughput in a single core with a single compiler and single instruction stream. It combines a base CPU controller with a DSP that can sustain eight simultaneous MAC operations on independent data pairs per cycle, utilizing the 160bit vector registers.

The ConnX 545CK features three-issue VLIW architecture with eight 16bit multipliers that operate in SIMD (single instruction, multiple data) mode. The core can sustain eight parallel MAC operations per cycle. The compiler automatically vectorizes code to take maximum advantage of the architecture. It also has two 128bit load/store units and a built-in Viterbi convolutional coder accelerator.

One of the key features of the ConnX 545CK is the 32bit I/O Queue interfaces that function like FIFOs to bypass the system bus and communicate directly to streaming data interfaces. This allows much faster data throughput than traditional DSPs, which require memory-based load and store operations on each data element.

The ConnX 545CK Revision C is available now. In 65GP optimized for high speed, the ConnX 545CK delivers over 600MHz operation.

- Ismini Scouras

Article Comments - DSP core handles eight MAC operation...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top