Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

PCB layout guidelines for SPEAr600

Posted: 13 May 2010 ?? ?Print Version ?Bookmark and Share

Keywords:PCB layout? layout guidelines? SPEAr600?

SPEAr600 is a 23mm x 23mm PBGA420 device with 1mm ball pitch. It is a member of the SPEAr family of 32bit embedded MPUs. The device features dual ARM926 cores running at up to 333MHz, an external DDR2 memory interface and a full set of powerful on-chip peripherals.

This application note provides guidelines for successfully designing the PCB layout for SPEAr600. It covers following main topics: power integrity, DDR memory interface, USB signals, GPIO/CLD signals and external clock.

View the PDF document for more information.

Click here to view related datasheets.





Article Comments - PCB layout guidelines for SPEAr600
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top