Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

FPGA dev't platform packs TCP offload engine, PCIe

Posted: 08 Jun 2010 ?? ?Print Version ?Bookmark and Share

Keywords:FPGA? development platform? PCIe?

Intilop Corp. is offering an integrated FPGA-SOC-platform with TCP offload engine (TOE), and PCIe.

The Xilinx V5 and V6 FPGA-based development platforms provide system solutions for TCP offload engine SoC IP. The platform integrates some features of TCP/IP protocol in hardware which provide differentiated levels of TCP/IP performance improvement.

Different TOE features can be incorporated for different type of network traffic.

Intilop believes this is the first TOE development platform available that is customizable for many different types of applications. The benefits include increasing the raw throughput or response time of an e-mail or Web server, reducing the number of ports in a switch.

All of TCP-connection related tasks, TCP-payload transfer tasks, TCP-disconnection, TCP-session management overhead, which traditionally are performed by TCP/IP software, are accomplished by the hardware engines in TOE resulting in an order magnitude performance improvement.

It can also be customized to meet other requirements such as miscellaneous protocol processing and monitoring at multi-Giga-bit line rate, number of simultaneous connections, and TCP/IP performance tuning based upon type of network/traffic and application usage, scalable packet FIFO size, scalable size of session management table, session parameters, scalable size of direct store Packet memories, integrated DDRn/SSRAM controllers (optional), choice of PHY interfaceGMII or serial and more.

- Colin Holland
Programmable Logic DesignLine





Article Comments - FPGA dev't platform packs TCP offloa...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top