Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Amplifiers/Converters
?
?
Amplifiers/Converters??

ADC reduces power consumption to 468mW

Posted: 06 Aug 2010 ?? ?Print Version ?Bookmark and Share

Keywords:ADCs? converter? IC?

Intersil Corp. announces a family of 8-, 10- and 12bit 500MSps ADCs. The lead product is the ISLA112P50IRZ, a 12bit 500MSps converter that consumes just 468mW of power, which is about five times lower than competing 12bit 500MSps ADCs.

The low power consumption enables system designers to integrate multiple ADCs in a single system without the thermal challenges normally associated with using high-speed ADCs. Moreover, the ISLA112P50's low power consumption also benefits designers targeting portable or battery powered applications by helping extend battery life without sacrificing performance.

The ISLA112P50 is the latest in Intersil's expanding family of high-speed, low-power ADCs. Developed for broadband communications, radar, light detection and ranging (LIDAR), and DAQs, the new converter is being built using Intersil's proprietary FemtoCharge technology on a standard CMOS process. The ISLA112P50 uses a pair of time-interleaved 250MSps ADCs to generate its 500MSps sample rate. The new IC also features the patented Intersil Interleave Engine (I2E) technology, which performs automatic fine correction of offset, gain and sample time skew mismatches between unit ADCs to ensure high performance.

Analog input bandwidth is 1.15GHz. SNR is 65.8dBFS and SFDR is 80dBc for an input frequency of 190MHz. The device incorporates nap/sleep modes, and digital output data is available in either LVDS or CMOS formats, increasing design flexibility.

A synchronous clock divider reset aids in time alignment of multiple devices, a critical feature in certain systems, for interleaving at the board level or simultaneous sampling. Specified min/max digital interface timing with respect to the ADC input clock improves system reliability by allowing designers to close timing and select the most cost-efficient FPGA that meets the timing requirements.

The ISLA112P50 also is easily configured using a serial peripheral interface port, which is able to control the interleave correction circuitry, allowing the system to issue continuous calibration commands and configure dynamic parameters.

The 12bit ISLA112P50 is part of a family of pin-compatible converters that includes the 10bit ISLA110P50 and the 8bit ISLA118P50. All are available in a 72-pin QFN package that is 10mm x 10mm49 percent to 77 percent smaller than competing parts.

Intersil also is making available the industry's most flexible evaluation system, developed to enable designers to analyze performance in both time and frequency domains. The system features a modular design with one motherboard that supports multiple ADC families. Matlab code is available for hardware-in-the-loop analysis and can capture greater than 1 Megasample in a single, contiguous capture. Users can download captured data to standard CSV files to apply specialized post processing.

The ISLA112P50IRZ and pin-compatible ISLA118P50IRZ and ISLA110P50IRZ are in stock and in full production. Prices in 1,000-piece quantities range from $36 to $125 depending on the selected resolution. The evaluation kit, including complete support from Intersil, is available for prices starting at $300 each.





Article Comments - ADC reduces power consumption to 468...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top