Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Embedded
?
?
Embedded??

VMEbus SBC tips lock-step architecture

Posted: 08 Sep 2010 ?? ?Print Version ?Bookmark and Share

Keywords:VMEbus? single board computer? lock-step architecture?

MEN Micro Inc. introduces a 6U FPGA-based, triple-redundant 64-bit VMEbus single board computer. The A602 has a triple redundant lock-step architecture that keeps software development at a minimum and increases system reliability.

The single board computer is single event upset (SEU)-resistant and runs the same set of operations in parallel to ensure that the programming only views the hardware components once. It is suited for mission-critical applications in avionics and railway markets.

 A602

Key highlights include triple redundancy on a single board; 1-slot 64-bit VMEbus master; 3x redundant PowerPC 750 CPU, up to 900MHz; 3x redundant 512MB DDR RAM; 2x redundant 256MB Flash, ECC; 1x 1MB FRAM, ECC; redundant local PSUs; 1x standard PMC slot; 1x PMC slot for AFDX PMC (rear I/O only); 1x RS232 via front and rear I/O; PMC I/O, board management and more via rear I/O; Compliant with DO-254 up to DAL A; and it operates at -40C to +50C with qualified components.

Pricing for the A602 64-bit VMEbus single board computer is at $12,994.





Article Comments - VMEbus SBC tips lock-step architectu...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top