Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Ricoh licenses DeFacTo's DFT solution

Posted: 03 Nov 2010 ?? ?Print Version ?Bookmark and Share

Keywords:EDA? design for test? DFT? verification?

Ricoh Company Ltd announced that it has licensed the HiDFT-Signoff Design-for-Test (DFT) solution from EDA startup DeFacTo Technologies SA, reducing turnaround time during DFT process.

The HiDFT-Signoff solution enables scan logic insertion at RTL. It lets designers create a high-level design for test signoff methodology, closing the gap between RTL and DFT. It allows early identification of test issues and enables new pre-synthesis design and DFT verifications.

Ricoh indeed explained that the system has enabled the company to detect key testability issues and to improve test coverage early at RTL level. It helps move the DFT flow from gate-level to RTL level and allows accurate test coverage evaluation at RTL.

It also allows a full RTL interoperability with mainstream ATPG, test compression tools and synthesis tools. Then, the simulation process of ATPG test vectors could be moved to RTL "with a very significant speedup."

- Anne-Francoise Pele
EE Times

Find related content:
??-?company/industry news
??-?new products
??-?technical papers





Article Comments - Ricoh licenses DeFacTo's DFT solutio...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top