Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Controls/MCUs

Cavium renews MIPS64 architecture agreement

Posted: 03 Nov 2010 ?? ?Print Version ?Bookmark and Share

Keywords:instruction set architecture? gateway? deep packet inspection?

Cavium Networks has renewed its license agreement with MIPS Technologies Inc. for the latter's high-performance MIPS64(R) architecture.

Rajiv Khemani, VP and GM of Cavium's Networking and Communications unit, said that the long-time MIPS licensee renewed its commitment to the MIPS64 architecture "for future generations of our groundbreaking Octeon products."

The MIPS64 architecture offers high performance for various applications such as networking and computing. It offers standardized privileged mode instructions, support for past ISAs, and an easy upgrade path from the MIPS32(R) architecture.

Cavium said its Octeon multi-core processor family offers a scalable, high-performance, low-power solution for intelligent networking applications ranging from 100Mb/s to 40Gb/s. The processors are used in mainstream and leading-performance routers, switches, storage networking equipment, security appliances, data-center equipment, and a broad range of 3G, WiMAX and LTE infrastructure equipment including base stations, radio network controllers, aggregation systems, mobile subscriber gateways and deep packet inspection equipment.

Find related content:
??-?company/industry news
??-?new products

Article Comments - Cavium renews MIPS64 architecture ag...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top