Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

SoC design solution optimized for HKMG tech

Posted: 20 Jan 2011 ?? ?Print Version ?Bookmark and Share

Keywords:HKMG technology? SoC design? common platform alliance?

Synopsys Inc. announced that it is delivering a low-power, high-performance SoC design solution optimized for the Common Platform alliance (CPA) 28nm high-k metal gate (HKMG) technology. Based on Synopsys' Lynx Design System and its Galaxy Implementation Platform-enabled flow with Synopsys DesignWare Interface IP, this solution was built through a multi-year collaboration with ARM and the Common Platform alliance (IBM, Samsung Electronics Co., Ltd., GLOBALFOUNDRIES).

This 28nm design solution is pre-validated with ARM Artisan Physical IP and the ARM Cortex-A9 processor and leverages the latest innovations in material science, mobile multimedia implementation and SoC design practices to lower risk and total development costs of designing the next generation of smart mobile devices.

"By combining expertise and providing early access to each other's technology, our multi-year collaboration with Synopsys has helped accelerate the development of our advanced 28nm HKMG technology," said Kevin Meyer, VP of design enablement, strategy and alliances at GLOBALFOUNDRIES, on behalf of the Common Platform alliance.

The Lynx Design System takes full advantage of the latest Galaxy enhancements, including low power implementation flow including concurrent multi-corner, multi-mode (MCMM) optimization and analysis with support for IEEE 1801 standard; design Compiler Graphical physical guidance to IC Compiler that tightens timing and area correlation for a faster, predictable and convergent path from RTL to GDSII; and IC Compiler Zroute DFM-optimized router and In-Design DRC auto fixing with IC Validator, dynamic rail analysis with PrimeRail, and final stage leakage reduction that preserves timing

"This collaboration has enabled Synopsys to bring to market a comprehensive front-to-back 28nm design solution based on the Lynx Design System," said Rich Goldman, VP of corporate marketing and strategic alliances at Synopsys. "Design teams are now able to access the seamless integration of design tools from our Galaxy platform with the Lynx Design System's Foundry-Ready System, Synopsys DesignWare IP and ARM Physical IP for CPA 28nm technology to speed the development of their most advanced SoCs."

The Foundry-Ready System technology plug-in for CPA 28nm technology provides scripts, templates and documentation based on Lynx's pre-validated production design flow, using 28nm HKMG foundry technology files and ARM Artisan standard cell logic and memory physical IP, to expedite project setup and design start; and baseline process-specific methodologies, representative settings, design checks and guidelines that speed design closure and tape-out to CPA foundries.

The Lynx Design System also provides an environment for full SoC integration of processors, peripherals and interface IP.

The Synopsys Lynx Foundry Ready System for the CPA 28nm LP will be available to customers starting in Q1 of 2011.





Article Comments - SoC design solution optimized for HK...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top