Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

KaiSemi to demo FPGA-to-ASIC tool

Posted: 25 Mar 2011 ?? ?Print Version ?Bookmark and Share

Keywords:FPGA-to-ASIC solutions? standard-cell? ASIC replacement?

KaiSemi Ltd will showcase an innovative IP synthesis tool that automatically converts any FGPA netlist directly to an ASIC netlist with just a push of a button. The demonstration will be at the Embedded Systems Conference in Silicon Valley. With the conversion tool, KaiSemi provides a seamless full turnkey 1-to-1 ASIC replacement.

Company officials claim they can deliver a reduced-cost ASIC replacementbased on standard-cell fab processesto any existing FPGA product.

Backed by a tier-one fab vendor, KaiSemi's automated conversion and flow eliminates the need for customer involvement and resources, while enabling short lead times and deep cost optimization. In KaiSemi's FPGA-to-ASIC conversion flow, the customer risk is eliminated through the company's obligation to a conversion with a functional guarantee, combined with a zero NRE model for minimum quantities.

KaiSemi flow

KaiSemi's unique conversion solution.

KaiSemi's automated conversion, combined with a full turnkey ASIC and manufacturing flow up to production shipments, is set to reduce the relevant FPGAs' unit price by at least 50 percent, including the NRE amortization.

In addition to its FPGA-to-ASIC solution, KaiSemi will exhibit its conversion-based replacement solutions in the areas of multiFPGA/peripherals-to-ASIC, ASIC-to-ASIC, DSP-algorithm-to-ASIC, FPGA-to-FPGA and End-of-Life.

According to KaiSemi, since their official launch at Electronica 2010 in Munich, Germany, strong interest in its solutions have encouraged the company to establish a network of distributors in America, Europe and Asia.

KaiSemi's automated FPGA-to-ASIC tool minimizes silicon area costs and selects the most optimized standard-cell fab processes and libraries out of a preinstalled embedded database of multiple standard-cell fab processes and libraries, and a pre-assigned set of a functional FPGA replacements database. The company's technology reduces customer costs, while achieving a fast ASIC cycle time through a guaranteed seamless process that does not involve the customers' designers.

"Compared to ASICs, FPGAs involve much higher unit costs and much lower upfront costs," said Tomer Kabakov, vice president for sales and marketing at KaiSemi. "While some companies invest less in upfront cost and use FPGA as a final product, others invest in the upfront traditional ASIC flow cost and use ASIC as a product. KaiSemi's seamless automated FPGA to ASIC replacement is appropriate for both types of customerswhether they are reducing FPGA unit cost or eliminating the upfront costs targeting ASIC. KaiSemi's technology is unique in relation to standard-cell ASIC processes and there are no competitors that use the same technology."

- Clive Maxfield
??EE Times





Article Comments - KaiSemi to demo FPGA-to-ASIC tool
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top