Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Synthesis tool improves functional coverage

Posted: 19 May 2011 ?? ?Print Version ?Bookmark and Share

Keywords:assertion synthesis? engineering time? functional coverage properties?

NextOp Software Inc. has announced its BugScope Assertion Synthesis for Assertion-Based Verification. The device aims to reduce engineering time and effort needed to create high quality functional coverage properties and assertions.

Altera Corp. has signed a multiyear, multilicense agreement from NextOp to expand the deployment of BugScope Assertion Synthesis product. BugScope's assertion and coverage properties help Altera engineers find bugs earlier in the design process before their end-to-end checkers and coverage monitors are written.

NextOp's product is said to help improve functional coverage by automatically identifying all relevant problem signals without user guidance.�BugScope's automation and Verilog-like language could help designers to understand the assertion and functional coverage properties generated, even with minimal prior exposure to assertions.

"NextOp's BugScope allows us to find bugs during property classification and simulations, shortening our verification process and saving us debug time," said Chong H. Lee, IC design director of Altera Corp. He added, "BugScope's innovative tool is now a part of our process for our IP design and verification flow."

"We are pleased that a technology leader such as Altera has successfully deployed our BugScope's assertion synthesis product," said Yunshan Zhu, president and CEO of NextOp Software Inc. "We look forward to a continued close relationship with Altera as they further expand their BugScope adoption for their assertion-based verification methodology," Zhu added.

Article Comments - Synthesis tool improves functional c...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top