Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Processors/DSPs

Protocol bridge enhances processor, interconnect performance

Posted: 07 Jun 2011 ?? ?Print Version ?Bookmark and Share

Keywords:protocol bridge? PCIe? x86 processors?

Integrated Device Technology Inc. has devised a PCI Express Gen2 to Serial RapidIO (S-RIO) Gen2 protocol conversion bridge that will allow scalable RapidIO-enabled peer-to-peer multiprocessor clusters to use x86 processors.

The IDT Tsi721 device brings together two interconnect protocols and opens up new applications and markets for RapidIO. It also complements IDT's portfolio of Gen1 and Gen2 PCIe, and RapidIO switches and bridges.

IDT Tsi721 is a 16Gbps PCIe Gen2 to 16Gbps RapidIO Gen2 bridge that translates the PCIe protocol to RapidIO and vice versa. This will enable existing RapidIO systems in the wireless, defense, imaging and industrial markets to make use of Intel's market-leading processors.

The IDT Tsi721 offers eight DMA and four messaging engines/channels, each capable of transferring large amounts of data and operating at line speeds of 16Gbps. This enables the allocation of multiple engines per core or context in a multicore, multithreaded systemvastly simplifying system-level software development. Furthermore, the device provides a compelling option for system-wide interconnect of Intel-based processors in a distributed multiprocessing environment, offering performance that is superior to that of other interconnects such as 10GigE with respect to throughput, latency and overall system-level power.


Enterprise cloud computing and server markets that already use PCIe-Gen2-enabled processors will be able to take advantage of RapidIO as a backplane interconnect, resulting in a solution that IDT says is not easily implemented nor scalable with non-transparent bridging techniques for PCIe.

The bridge will allow OEMs to deploy x86-based RapidIO systems with peer-to-peer clustering, scalability, low end-to-end system latency, and hardware-enabled fault isolation.

An early adopter of the Tsi721 is Curtiss-Wright Controls Embedded Computing which will use it to combine RapidIO with Intel's i7 and other embedded processors to deliver "overall system processing and interconnect performance which was not possible with available native-RapidIO processors."

The IDT Tsi721, currently sampling to qualified customers, is available in a 13mm x 13mm FCBGA package and is priced at $49 each, in volume.

Tsi721 software support is available for Linux and Windows, and evaluation systems will be available in the third quarter of 2011.

- Colin Holland
??EE Times

Article Comments - Protocol bridge enhances processor, ...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top