Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

NVM solution targets 180nm process tech

Posted: 30 Jun 2011 ?? ?Print Version ?Bookmark and Share

Keywords:non-volatile memory? IP solution? CMOS?

Synopsys Inc. has released DesignWare AEON non-volatile memory (NVM) IP. According to the EDA and IP vendor, the new offering includes few-time programmable, multiple-time programmable RFID and erasable programmable read-only memory (EEPROM) IP solutions, and is designed for multiple 180nm process technologies.

Synopsys offers DesignWare AEON NVM IP for leading process technologies in more than 100 different memory configurations, all qualified to the appropriate industrial specifications, the company said.

The IP is implemented in standard CMOS process technology with no additional mask or process steps required, according to the company. It is targeted toward wireless, RFID, and analog and mixed-signal SoC designs, Synopsys said.

The DesignWare AEON embedded NVM IP requires no high-voltage generation circuitryall programming and re-programming is done using a standard CMOS technology with no additional masks or process adoption. This allows designs to operate from a single core supply, eliminating the complication of generating a separate, high-voltage signal for NVM programming, or supporting a high-voltage I/O pad, the company said. DesignWare AEON NVM IP also provides support for extended temperature ranges beyond industry standard.

The DesignWare AEON embedded NVM IP for 180nm process technology is available now for several leading foundries, Synopsys announced. It is also available for leading 65nm to 250nm process technologies.





Article Comments - NVM solution targets 180nm process t...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top