Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Pipeline FFT core boasts 52GS/s

Posted: 14 Sep 2011 ?? ?Print Version ?Bookmark and Share

Keywords:IP core? FPGA? Fast Fourier Transform?

RF Engines Ltd (RFEL) has introduced a Pipeline Fast Fourier Transform (PFFT) core that delivers 52GS/s. The HyperSpeed Plus cores have been proven to process complex data streams in a 2048 point FFT implemented on a Xilinx Virtex-6 FPGA device.

The cores are designed for applications where extreme processing speed is required, such as wideband surveillance and scientific or test instrumentation. When coupled with the latest ADCs, the HyperSpeed FFT is capable of analyzing tens of gigahertz of bandwidth continuously in real-time, the company claimed.

The latest HyperSpeed FFT is engineered to run on Xilinx FPGAs, with lengths from 32-128K point and with longer lengths available by request. Bit-widths and internal memory partitioning are fully adjustable to meet a customer's requirements using the minimum amount of silicon resources. All this is backed up by a fully bit-accurate Matlab model that is used to verify operation and tune performance, RFEL stated.

The HyperSpeed Plus cores are available for license in netlist form as a component ready to be integrated into a customer's own IP, or as part of an integrated design solution from RFEL. In both cases, the cores are supplied with both VHDL and Matlab models and associated test environments. Costs vary by the number of points and the performance-throughput requirements, but typically range from $10,000-$30,000.





Article Comments - Pipeline FFT core boasts 52GS/s
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top