Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > T&M

FFT cores achieve 52Giga samples per second on FPGA

Posted: 15 Sep 2011 ?? ?Print Version ?Bookmark and Share

Keywords:FFT? FPGA?

With the HyperSpeedT Plus cores, RF Engines Ltd (RFEL) claims it has set a new performance benchmark of 52Giga samples per second for commercially available Pipeline Fast Fourier Transform (PFFT) cores on FPGA.

The new cores have the capability to process complex data streams in continuous real-time at data rates in excess of 52Giga samples per second for a 2048 point FFT implemented on a Xilinx Virtex-6 FPGA device.

The new cores are the result of further optimization of RFEL's well established 'HyperSpeed' range of PFFT cores from its family of digital signal processing (DSP) solutions.

The cores are intended for use in applications where extreme processing speed is required within minimum silicon resources, such as wideband surveillance and scientific or test instrumentation. When coupled with the latest analog-to-digital converter devices, the HyperSpeed FFT is the ultimate real-time spectrum analyzer, capable of analyzing tens of gigahertz of bandwidth continuously in real-time.

The latest HyperSpeed FFT runs on Xilinx FPGAs, with lengths from 32 to 128K point and with longer lengths available by request.

Bit-widths and internal memory partitioning are fully adjustable to meet a customer's requirements using the minimum amount of silicon resources. This is backed up by a full bit-accurate Matlab model that is used to verify operation and tune performance as required.

"We have achieved these order-of-magnitude speed increases via a combination of factors," explained John Summers, RFEL's CEO. "We constantly research and develop within our product range to extract the maximum possible performance from the very latest technology that the FPGA vendors like Xilinx have to offer. RFEL's detailed and extensive knowledge of the silicon resources of the target FPGA, at the most detailed level, continues to give our product's designs the edge. Importantly, these new cores were created within our tried and tested design flow, so that they are robust, reliable and flexible.

The HyperSpeed Plus cores are now available for license in netlist form as a component ready for integration into a customer's own IP, or as part of an integrated design solution from RFEL. In both cases, the cores are supplied with both VHDL and Matlab models and associated test environments. Costs range from $10,000 to $30,000.

Article Comments - FFT cores achieve 52Giga samples per...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top