Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

FPGA design software touts quick debug, verification

Posted: 10 Nov 2011 ?? ?Print Version ?Bookmark and Share

Keywords:FPGA design tool? debug tool? verification?

Altera Corp. has unleashed a design software for CPLD, FPGA and HardCopy ASIC designs. The Quartus II software version 11.1 features expanded support for Altera's 28nm FPGAs, including compilation support for Arria V and Cyclone V FPGAs and enhanced support for Stratix V FPGAs.

The software includes added support for Altera's system-level debug tool, System Console. The tool improves abstraction for debugging and works in tandem with low-level debug tools such as Altera's SignalTap II embedded logic analyzer, to reduce verification time.

The configurable and interactive System Console tool included with the Quartus II software version 11.1 satisfies a wide range of system debug needs, said Altera. It allows designers to analyze and interpret data and monitor the performance of a system under real-world conditions. Based on TCL, designers using System Console can quickly build verification scripts or custom graphical user interfaces in an advanced programming environment, enabling sophisticated instrumentation and verification solutions for Qsys systems. This tool that is designed for simulation, lab testing and deployment phases of a design, requires minimal resources and reduces the number of hardware compilation steps, improving designer productivity.

The Quartus II software version 11.1 supports the on-chip EyeQ signal quality monitoring feature in Stratix V FPGA transceivers, enabling users to analyze the post-equalized transceiver eye and achieve optimal signal quality and lower BER. It also adds expanded support for third-party simulation tools and also includes preliminary support for the ARM AMBA AXI protocol. It likewise includes a preview of an integrated SoC design environment that uses hardware/software co-design with Altera's SoC FPGAs to accelerate the design process, enabling customers to maximize their productivity by using familiar tools and development flows for both processor and FPGA development.

Both the subscription edition and the free Web edition of Quartus II software version 11.1 are now available for download. The annual software subscription is $2,995 for a node-locked PC license.

Article Comments - FPGA design software touts quick deb...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top